Form PTO 1449 (Modified)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY DOCKET NO.		SERIAL	, - , - ,	
- PATERI AND INDEMARK OFFICE			250793US2S DIV	New Divisional Application				
				APPLICANT				
LIST OF	REFE	RENCES CITED BY APPL	ICANT	Keiichi KUSHIDA		<del>,</del>		
				FILING DATE Herewith		GROUP 2824		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
104	AA	2003/0147271 A1 08	3-2003	Jo, Seong-Kue		-		
	AB	5,375,086 A 12	2-1994	Wahlstrom, Sven E.		_		
	AC							
	AD							
	AE							
	AF							
	AG							
	AH							
	Al							
	AJ							
	AK							
	AL						-	
	AM							
	AN							
			FO	REIGN PATENT DOCUMENTS				
		DOCUMENT DATE		COUNTRY		TRANSLATION YES NO		
	AO						<del></del>	
	AP							
	AQ					_		
	AR				_			
	AS							
	ΑT							
	AU							
· · · · · · · · · · · · · · · · · · ·	AV						`	
Í		OTHER REFE	RENCES (	Including Author, Title, Date, Pertinen	t Pages, et	 kc.)		
ויפי	AW	Hiep TRAN, "Demonstration of 5T SRAM and 6T Dual-Port RAM Cell Arrays", 1996 SYMPOSIUM ON VLSI CIRCUITS DIGEST OF TECHNICAL PAPERS, 1996,pgs. 68-69.						
	AX							
	AY							
	ΑZ				Addit	ional Refe	rences sheet(s) attached	
Examiner	Vule				Date Considered 58/17/04			
*Examiner: In					1			

,